

# 74HC165; 74HCT165

## 8-bit parallel-in/serial out shift register

Product data sheet

### 1. General description

The 74HC165; 74HCT165 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL (LSTTL).

The 74HC165; 74HCT165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q7 and  $\bar{Q}_7$ ) available from the last stage. When the parallel load ( $\overline{PL}$ ) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously.

When  $\overline{PL}$  is HIGH, data enters the register serially at the DS input and shifts one place to the right ( $Q_0 \rightarrow Q_1 \rightarrow Q_2$ , etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage.

The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable ( $\overline{CE}$ ) input. The pin assignment for the CP and  $\overline{CE}$  inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input  $\overline{CE}$  should only take place while CP HIGH for predictable operation. Either the CP or the  $\overline{CE}$  should be HIGH before the LOW-to-HIGH transition of  $\overline{PL}$  to prevent shifting the data when  $\overline{PL}$  is activated.

### 2. Features

- Asynchronous 8-bit parallel load
- Synchronous serial input
- Complies with JEDEC standard no. 7A
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- Specified from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

### 3. Applications


- Parallel-to-serial data conversion

## 4. Ordering information


**Table 1. Ordering information**

Type number	Package	Temperature range	Name	Description	Version
74HC165N	DIP16	−40 °C to +125 °C		plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HCT165N					
74HC165D	SO16	−40 °C to +125 °C		plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT165D					
74HC165DB	SSOP16	−40 °C to +125 °C		plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HCT165DB					
74HC165PW	TSSOP16	−40 °C to +125 °C		plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HCT165PW					
74HC165BQ	DHVQFN16	−40 °C to +125 °C		plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1
74HCT165BQ					

## 5. Functional diagram



**Fig 1. Logic symbol**



**Fig 2. IEC logic symbol**




Fig 6. Timing diagram

## 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V	[1]	-	±20 mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V	[1]	-	±20 mA
I <sub>O</sub>	output current	-0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C

**Table 4. Limiting values ...continued**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Max	Unit
$P_{\text{tot}}$	total power dissipation	$T_{\text{amb}} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			
		DIP16 package	[2]	-	750 mW
		SO16 package	[3]	-	500 mW
		(T)SSOP16 package	[4]	-	500 mW
		DHVQFN16 package	[5]	-	500 mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2]  $P_{\text{tot}}$  derates linearly with 12 mW/K above  $70^{\circ}\text{C}$ .[3]  $P_{\text{tot}}$  derates linearly with 8 mW/K above  $70^{\circ}\text{C}$ .[4]  $P_{\text{tot}}$  derates linearly with 5.5 mW/K above  $60^{\circ}\text{C}$ .[5]  $P_{\text{tot}}$  derates linearly with 4.5 mW/K above  $60^{\circ}\text{C}$ .

## 9. Recommended operating conditions

**Table 5. Recommended operating conditions**

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC165			74HCT165			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{\text{CC}}$	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
$V_{\text{I}}$	input voltage		0	-	$V_{\text{CC}}$	0	-	$V_{\text{CC}}$	V
$V_{\text{O}}$	output voltage		0	-	$V_{\text{CC}}$	0	-	$V_{\text{CC}}$	V
$T_{\text{amb}}$	ambient temperature		-40	-	+125	-40	-	+125	$^{\circ}\text{C}$
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{\text{CC}} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V
		$V_{\text{CC}} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V
		$V_{\text{CC}} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V

## 10. Static characteristics

**Table 6. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
<b>74HC165</b>										
$V_{\text{IH}}$	HIGH-level input voltage	$V_{\text{CC}} = 2.0 \text{ V}$	1.5	1.2	-	1.5	-	1.5	-	V
		$V_{\text{CC}} = 4.5 \text{ V}$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{\text{CC}} = 6.0 \text{ V}$	4.2	3.2	-	4.2	-	4.2	-	V
$V_{\text{IL}}$	LOW-level input voltage	$V_{\text{CC}} = 2.0 \text{ V}$	-	0.8	0.5	-	0.5	-	0.5	V
		$V_{\text{CC}} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{\text{CC}} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V

**Table 6. Static characteristics ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
		I <sub>O</sub> = −20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = −20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = −20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = −4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>O</sub> = −5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
I <sub>I</sub>	input leakage current	I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	8.0	-	80	-	160	μA
C <sub>I</sub>	input capacitance		-	3.5	-	-	-	-	-	pF
<b>74HCT165</b>										
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>CC</sub> = 4.5 V								
		I <sub>O</sub> = −20 μA	4.4	4.5	-	4.4	-	4.4	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>O</sub> = −4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>CC</sub> = 4.5 V								
I <sub>I</sub>	input leakage current	I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	8.0	-	80	-	160	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; V <sub>I</sub> = V <sub>CC</sub> − 2.1 V; other inputs at V <sub>CC</sub> or GND; V <sub>CC</sub> = 4.5 V to 5.5 V								
		D <sub>n</sub> and DS inputs	-	35	126	-	157.5	-	171.5	μA
C <sub>I</sub>	input capacitance	CP $\overline{CE}$ , and $\overline{PL}$ inputs	-	65	234	-	292.5	-	318.5	μA
			-	3.5	-	-	-	-	-	pF

**Table 7. Dynamic characteristics ...continued**GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit, see [Figure 12](#)

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
<b>74HCT165</b>										
$t_{pd}$	propagation delay	CE, CP to Q7, $\bar{Q}_7$ ; see <a href="#">Figure 7</a> [1]								
		V <sub>CC</sub> = 4.5 V	-	17	34	-	43	-	51	ns
		V <sub>CC</sub> = 5.0 V; $C_L$ = 15 pF	-	14	-	-	-	-	-	ns
		PL to Q7, $\bar{Q}_7$ ; see <a href="#">Figure 8</a>								
		V <sub>CC</sub> = 4.5 V	-	20	40	-	50	-	60	ns
		V <sub>CC</sub> = 5.0 V; $C_L$ = 15 pF	-	17	-	-	-	-	-	ns
		D7 to Q7, $\bar{Q}_7$ ; see <a href="#">Figure 9</a>								
		V <sub>CC</sub> = 4.5 V	-	14	28	-	35	-	42	ns
		V <sub>CC</sub> = 5.0 V; $C_L$ = 15 pF	-	11	-	-	-	-	-	ns
$t_t$	transition time	Q7, $\bar{Q}_7$ output; see <a href="#">Figure 7</a> [2]								
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
$t_w$	pulse width	CP input; see <a href="#">Figure 7</a>								
		V <sub>CC</sub> = 4.5 V	16	6	-	20	-	24	-	ns
		PL input; see <a href="#">Figure 8</a>								
		V <sub>CC</sub> = 4.5 V	20	9	-	25	-	30	-	ns
$t_{rec}$	recovery time	PL to CP, CE; see <a href="#">Figure 8</a>								
		V <sub>CC</sub> = 4.5 V	20	8	-	25	-	30	-	ns
$t_{su}$	set-up time	DS to CP, CE; see <a href="#">Figure 10</a>								
		V <sub>CC</sub> = 4.5 V	20	2	-	25	-	30	-	ns
		CE to CP and CP to CE; see <a href="#">Figure 10</a>								
		V <sub>CC</sub> = 4.5 V	20	7	-	25	-	30	-	ns
		Dn to PL; see <a href="#">Figure 11</a>								
		V <sub>CC</sub> = 4.5 V	20	10	-	25	-	30	-	ns
$t_h$	hold time	DS to CP, CE and Dn to PL; see <a href="#">Figure 10</a>								
		V <sub>CC</sub> = 4.5 V	7	−1	-	9	-	11	-	ns
		CE to CP and CP to CE; see <a href="#">Figure 10</a>								
		V <sub>CC</sub> = 4.5 V	0	−7	-	0	-	0	-	ns
$f_{max}$	maximum frequency	CP input; see <a href="#">Figure 7</a>								
		V <sub>CC</sub> = 4.5 V	26	44	-	21	-	17	-	MHz
		V <sub>CC</sub> = 5.0 V; $C_L$ = 15 pF	-	48	-	-	-	-	-	MHz

**Table 7. Dynamic characteristics ...continued**GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit, see [Figure 12](#)


Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$C_{PD}$	power dissipation capacitance	per package; $V_I$ = GND to $V_{CC}$ – 1.5 V	[3]	-	35	-	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .[2]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .[3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

 $f_i$  = input frequency in MHz; $f_o$  = output frequency in MHz; $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs; $C_L$  = output load capacitance in pF; $V_{CC}$  = supply voltage in V.


## 12. Waveforms

Measurement points are given in [Table 8](#). $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.**Fig 7. The clock (CP) or clock enable (CE) to output (Q7 or Q7̄) propagation delays, the clock pulse width, the maximum clock frequency and the output transition times**

## 13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

**Note**

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	
	IEC	JEDEC	JEITA		
SOT38-4					

**Fig 13. Package outline SOT38-4 (DIP16)**